













• Brebner:

 Uses this approache to allow the communication between a reconfigurable module connected to a processor through a bus and a user program running on the host processor.

- The module inputs and outputs are controlled by registers that are mapped into the address space of the processor
- Can be used to allow the communication between :
 - a reconfigurable module and a user program
 - between several reconfigurable modules connected together through a bus.

2. Communication Over Third Party(cont)

- The system is controlled by an operating system, whose role is:
 - manage the device resources,
 - control the reconfiguration process
 - allow the communication to happen between the components temporally placed on, or removed from the device.

 All modules willing to send a message must first copy those messages in their sending register. Thereafter, the operating system copies the message from those registers to the input register of the destination module.

2. Communication Over Third Party(cont)

Walder et al. :

- the central module:
 - not an operating system running on a separate processor.
 - a set of fixed resources on the device.
 - provides dedicated channels to access peripheral devices and also to connect direct neighbour modules.

 The communication between non-adjacent modules is done through fixed resources implemented on the device



























4.1.2 RMBoC on the Xilinx Virtex FPGAs





Crosspoint in RMBoC Controller: Manage requests from the left or the right FIFO FIFO crosspoint and local module. A communication process starts by a REQUEST Controller Requests & Requests & command from the sender to its local corresponding Left Replies Replies Right crosspoint with the destination address. Point The command is successively sent to the next Configurations crosspoint in the destination direction until the receiver location or the earliest crosspoint with no free channel. Upon reaching the destination, a connection will be Data Data established and a REPLY is sent back Data Requests & Replies Data network: connect Coarse-Grain Module corresponding data channels FIFOS: buffer for commands Figure 6.5. Crosspoint architecture

5. Network on Chip- why?

Advantage:

Wiring modules will not be a viable solution in the billion transistor chips NoC is ultimate solution to avoid problems of the growing size of the chip

Proposed Network on Chip (NoC) as a good solution to support communication on System on Chip.

NoCs encounter many advantages (performance, structure and modularity) towards global signal wiring.



A chip employing an NoC consists of a set of network clients such as DSP, memory, peripheral controller, custom logic

Communicate on a packet base instead of using direct connection.

Components just send packets

Do not care on how the packets are routed



5.1.1 Wrapper

A wrapper is to decouple the network activities from the computation within a processing element.

The wrapper controls all the transaction on the network

Provides a simple interface to access the network.





Figure 6.11. A general wrapper architecture







Router Control

Each router has position (x,y)-coordinate of the processing element on which the router is attached.

Messages : address of destination router, control bits and the payload (data).

The first part is the packet address: determine the direction where to send the packet.

Decodes the address into (x,y) coordinate of destination router or PE.





Routing Technique – Circuit Switching Approach allows a communication path to be created from the source to the destination before transmitting any data. The procedure starts : - a routing probe traversing the network and reserving links to transmit the data. - This routing probe contains the source and destination addresses. - Once the routing probe reaches the destination address, an acknowledgment is sent back to the source address - Data are transferred at the full bandwidth of the hardware. The disadvantage is the time required to establish a dedicated link from source to destination. It can be advantageous when the time to set up the path is minimal, compared with the transfer time of the messages 41

Routing Technique – Store-and-Forward

- At each node, the packets are stored in memory

- The routing information examined to determine which output channel to direct the packet.

- The technique is referred store-and-forward (SAF).

Latency for a packet is the number of routers * time to transfer the packet between the routers.

42

Routing Tech – Virtual Cut-Through

Address deficiency in SAF-based: buffering of messages at each node

Packet should not be stored in the current node's memory if an output buffer is available.

The packet simply cuts through the router of the node to an available output channel.

Routing Tech – Wormhole Routing

Address the deficiency in VCT, that is, if an output channel is not available, the packet must be stored in the current node's memory.

Divides a message into smaller flow-control digits than packets, which are called flits. Each message contains one header flit, data flits.

The header flit always goes first to allocate a path for the data flits. Smaller memory requirements exist (buffers flits instead of packets).

If an output channel is available, the header flit is routed and the remaining data flits follow in a pipeline style fashion. During any instance of a message traversing a network, the flits of a message will be located in multiple routers

Looks like a worm traversing the network. Benefits from very low latency and buffer space, blocking and deadlock problems can occur.









Why DyNoC?

In a DyNoC, a routers is a PE configured at run-time

Redundant routers \rightarrow additional resources for the module.

Direct communication lines exist between neighbour PEs







Definition 6.2: The device is strongly connected if for each pair of components A and B, a path of active routers that connects the two components

 \rightarrow each component must always be surrounded by a ring of active routers

Theorem 6.3: If each component is synthesized and is internally surrounded only by processing elements, then all placements on the reconfigurable device are strongly connected.

52





No route is available between those two component, because the only routers available are consumed by the first component.



Therefore, no matter where a component is placed on the device, it will always be surrounded by a ring of routers.

After the placement of a new component on the device at runtime, its coordinate is set to that of its corresponding router.







